Stephan Oetiker
[Pictures]
[Years]
[Designers]
[Applications]
[Packages]
[Full Table]
Designer for following chips
Publications related to the chips in the gallery
- Adrian Lutz, Juerg Treichler, Frank K. Gurkaynak, Hubert Kaeslin, Gerard Basler, Andres Erni, Stephan Reichmuth, Pieter Rommens, Stephan Oetiker, Wolfgang Fichtner, "2 Gbit/s Hardware Realizations of RIJNDAEL and SERPENT: A comparative analysis", Lecture Notes in Computer Science vol 2533, CHES 2002, DOI: 10.1007/3-540-36400-5_12
- Stephan Oetiker, Thomas Villiger, Frank K. Gurkaynak, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner, "High resolution Clock Generators for Globally-Asynchronous Locally Synchronous Designs", In handouts of Second Asynchronous Circuit Design Workshop (ACiD 2002), Munich
- Thomas Villiger, Hubert Kaeslin, Frank K. Gurkaynak, Stephan Oetiker, Wolfgang Fichtner, "Self-Timed Ring for Globally-Asynchronous Locally Synchronous Systems", In proc. of 9th International Symposium on Asynchronous Circuits and Systems, ASYNC 2003, Vancouver, DOI: 10.1109/ASYNC.2003.1199174
- Frank K. Gurkaynak, Stephan Oetiker, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner, "Improving DPA security by using globally-asynchronous locally-synchronous systems", Proceedings of the 31st European Solid-State Circuits Conference, ESSCIRC 2005, Page(s): 407 - 410, DOI: 10.1109/ESSCIR.2005.1541646
- Tim Weyrich, Simon Heinzle, Timo Aila, Daniel B. Fasnacht, Stephan Oetiker, Mario Botsch, Cyril Flaig, Simon Mall, Kaspar Rohrer, Norbert Felber, Hubert Kaeslin, Markus Gross, "A hardware architecture for surface splatting", ACM Transactions on Graphics (TOG) - Proceedings of ACM SIGGRAPH 2007, Volume 26 Issue 3, July 2007, DOI: 10.1145/1276377.1276490